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The polyhedral model is a well known framework to de-
velop accurate and optimal automatic parallelizers for high-
performance computing kernels. It is progressivelymigrating
to high-level synthesis through polyhedral process networks
(PPN), a dataflow model of computation which serves as
intermediate representation for high-level synthesis. Many
locks must be overcome before having a fully working poly-
hedral HLS tool, both from a front-end (C→ PPN) and back-
end (PPN → FPGA) perspective. In this paper, we propose a
front-end scheduling algorithm which reorganizes the com-
putation of processes to maximize the pipeline efficiency
of the processes’ arithmetic operators. We show that our
approach improve significantly the overall latency as well
as the pipeline efficiency.
Keywords high-level synthesis, process networks, auto-
matic parallelization, polyhedral model
1 Introduction
Since the end of Dennard scaling, energy efficiency (mea-
sured in flop/J) has become a major issue whenever the en-
ergy budget is limited, typically for embedded systems and
high-performance computers (HPC). The current trend is
to explore the trade-off between architecture programma-
bility and energy efficiency (op/J). At the two extremes, an
ASIC (application specific integrated circuit) finely tuned
to realize a specific function is more energy efficient than a
mainstream processor (Xeon, etc). Hence the rise of hardware
accelerators [9] (Xeon-Phi, GPU, FPGA). FPGA appears as the
solution: they combine the (potential) energy efficiency of
a specialized circuit with the programmability. With FPGA,
the program is a circuit configuration. However, designing
a circuit is far more complex than writing a C program.
Disruptive compiler technologies are required to generate
automatically a circuit configuration from an algorithmic
description (High-level synthesis, HLS) [6]. An HLS compiler
must extract the parallelism of the input program and allo-
cate the computation and the data to circuit resources (FPGA
reconfigurable units). A crucial point is the choice of the in-
termediate representation. Dataflow models of computation
appear as a good candidate, notably the polyhedral process
networks (PPN) developed in the context of the Compaan
project [12, 19] and addressed in this paper. A PPN is made
of processes communicating through buffers with the KPN
semantics [12]. The execution of a PPN is locally sequential
(with a fixed schedule θP for each process P ) and globally
dataflow.
Floating point arithmetic operators (+,−,×, /,
√
., . . .) used
in hardware accelerators are pipelined to guarantee the cir-
cuit bandwidth. An operation i produces a result at the date
t(i) + δ , with δ the number of pipeline stages. If the result
of i is used by an operation j, j will have to wait for its
availability: t(j) > t(i) + δ (pipeline constraint). Otherwise,
the pipeline of j will be frozen until the data is available.
Scheduling under pipeline constraints – or pipeline aware
scheduling – consists in reorganizing the computations to
reduce the total execution time while satisfying the pipeline
constraints. This problem is known to be NP-complete on
simple sequential codes without tests and loops [4, 10] (basic
blocks).
In this paper, we propose a pipeline-aware scheduling al-
gorithm for the front-end (C → PPN) of an HLS compiler.
Each process P executes multiple iterations with a pipelined
datapath with δP stages. Our goal is to reorder the iterations
executed by the processes to reduce the pipeline stalls and
to improve the overall latency of the PPN. More specifically,
we make the following contributions:
• We build on [1] to propose a general pipeline-aware
scheduling algorithm for polyhedral process networks.
The algorithm presented in [1] schedules perfect loop
nests with uniform dependencies. Our extension cov-
ers the entire class of polyhedral process networks,
with a far more general dependence and computation
structure.
• We conduct a theoretical study of pipeline-aware sched-
uling, we define a notion of pipeline optimality and
we prove a necessary condition for a schedule to be op-
timal. We show this condition to be sufficient under
restricted conditions, corresponding to the precondi-
tion of [1]. As a side effect, we prove the optimality of
[1].
• We applied our algorithm to the compute-intensive
kernels of the polybench/C suite [15]. This show that,
in practice, our algorithm reduce significantly the overall
latency and improve significantly the pipeline efficiency.
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The remainder of this paper is structured as follows. Sec-
tion 2 introduces the polyhedral model and the polyhedral
process networks. Section 3 provides a theoretical study of
pipeline-aware scheduling of polyhedral process network,
proves a necessary condition which inspires our algorithms
and demonstrates the optimality of [1]. Section 4 recalls [1]
and presents our pipeline-aware scheduling algorithm for
PPN. Section 5 gives the experimental results obtained on
the kernels from Polybench/C. Finally, Section 6 concludes
this paper and draws future research directions.
2 Preliminaries
This section introduces the context of this paper. Section
2.1 presents the polyhedral model, a general framework to
design automatic parallelizers, then Section 2.2 presents the
Polyhedral process network, the HLS intermediate represen-
tation addressed in this paper.
2.1 Polyhedral model
The polyhedral model is a general framework to analyse
and to transform programs. It abstracts loop iterations as
a union of convex polyhedra – hence the name – and data
accesses as affine functions. This way, precise – iteration-
level – compiler algorithms may be designed (dependence
analysis [7], scheduling [8] or loop tiling [5] to quote a few)
leading to performances far beyond mainstream approaches.
Program model The polyhedral model manipulates loop
kernels – referred to as polyhedral programs – which consist
of nested for loops and if conditions manipulating arrays
and scalar variables, that satisfies an affinity property: loop
bounds, if conditions, and array access functions are affine
expressions of surrounding loops counters and structure pa-
rameters. With polyhedral programs, the control is static: it
only depends on the input size (the structure parameters),
not the input values. This way, loop iterations and array
accesses might represented statically. Polyhedral programs
covers an important class of compute- and data-intensive
loop kernels usually found in linear algebra and signal pro-
cessing applications [3, 15]. With polyhedral programs, each
iteration of a loop nest is uniquely represented by the vector
of enclosing loop counters ®i . The execution of a program
statement S at iteration ®i is denoted by ⟨S, ®i⟩. The setDS of it-
eration vectors is called the iteration domain of S . Figure 1.(a)
depicts a polyhedral program computing the composition
of matrix-vector product ®z := A(B®x), where A and B are two
matrices and ®x is a vector. (b) depicts the iteration domains
DS and DT (grey points) of statements S and T . Thanks to
the affinity property, an iteration domain is always defined
as a conjunction of affine constraints on the iteration vector
®i and structure parameters (here N , the matrix/vector size).
Data dependences In the polyhedral model, data depen-
dences may be represented as Presburger relations {⟨S, ®i⟩ →
⟨T , ®j⟩ | Φ(®i, ®j, ®N )}, where Φ(®i, ®j, ®N ) is a formula of the Pres-
burger arithmetic (usually a conjunction of affine constraints)
whose variables are the source iteration ®i , the target iteration
®j and the structure parameters ®N . On our example, the flow
data dependences might be summed up as:
(1) {⟨S, i, j − 1⟩ → ⟨S, i, j⟩ | 0 ≤ i, j − 1, j < N }
(2) {⟨S, i,N − 1⟩ → ⟨T , 0, i⟩ | 0 ≤ i < N }
(3) {⟨T , i, j − 1⟩ → ⟨T , i, j⟩ | 0 ≤ i, j − 1, j < N }
Data-dependences (1) (resp. (3)) are local to S (resp. T ). They
capture the += accumulation across iterations of S (resp. T ).
They are representedwith red arrows on (b). Data-dependences
(2) captures the communication of ®y (carrying the intermedi-
ate matrix-vector product B®x ) from S toT . They are depicted
with yellow arrows on (b).
Scheduling In the polyhedral model, a program is paral-
lelized by modifying the execution order (scheduling) and
the allocation of data and computation across processing
units. Schedules are affine-per-statement: for each statement
S , an affine mapping θS is provided, which maps each exe-
cution ⟨S, ®i⟩ to a timestamp θS (®i) = (t1, . . . , tn) ∈ (Z
n ,≪) ;
the timestamps being order with the lexicographic ordering
≪: (i, j) ≪ (i ′, j ′) iff i < i ′ or i = i ′ ∧ j < j ′. Intuitively,
θS (®i) is the new iteration of ⟨S, ®i⟩ in the target program. On
our example, a schedule θS (i, j) = (0, i, j), θT (i, j) = (1, j, i)
would execute all the iterations of S (coordinate 0), then all
the iterations of T (coordinate 1). Also, the iterations of S
are executed in the original order – (i, j): “for i for j”– while
the iterations of T are executed as if loops i and j would be
permuted – (j, i): “for j for i”. A schedule θ induces a new
execution order ≺θ . When ≺θ is total, the schedule is said to
be sequential. In that case, each execution ⟨S, ®i⟩ has at most
one successor ⟨S, ®j⟩ in the execution sequence. The control
dependence
ctl
−−→ relates ⟨S, ®i⟩ to ⟨S, ®j⟩: ⟨S, ®i⟩
ctl
−−→ ⟨S, ®j⟩.
Loop tiling Loop tiling [5, 11] (also called loop blocking
[20]) is a well known loop transformation to distribute the
computation while optimizing the data locality. With loop
tiling, iterations are grouped into tiles, then each tile is exe-
cuted atomically: interdependence between tiles is forbidden.
Figure 1.(b) gives an example of loop tiling in the polyhedral
model. The iterations are simply partitioned by sliding cut-
ting hyperplanes (depicted with blue lines – plain and dotted)
defined by their equation at the origin. Iterations of S are






(i, j) = i
(blue, plain) and ϕS
2
(i, j) = j (blue, dotted). The tile size is
then defined as the cutting step in each direction. Here, we
would have (T1,T2) = (2, 2). After applying a loop tiling, an
iteration ®i is transformed to (®I , ®i), where ®I is the tile coordi-
nate and ®i is an iteration belonging to the tile. For instance,
the iterations of S would become (®I , ®i) = (I1, I2, i, j), see I1
and I2 on (b).
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//y := Bx ; z := Ay;
for i := 0 to N − 1
for j := 0 to N − 1
S : y[i] += B[i,j]*x[j];
for i := 0 to N − 1
for j := 0 to N − 1
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(a) Kernel (b) Pipeline-aware schedule (c) Polyhedral Process Network
Figure 1. Running example
2.2 Polyhedral process networks
Process networks [12, 19] are dataflow models of computa-
tion expressing naturally task-level parallelism for streaming
applications. They are a relevant intermediate representation
for parallelizing compilers, where a front-end extracts the
parallelism and derive the process network, then a back-end
maps the process network to the target architecture.
Polyhedral process networks (PPN) were primarily devel-
oped in the Compaan project [14, 16, 17, 19], to design high-
level synthesis techniques leveraging the polyhedral model.
With PPN, each statement is mapped to a process, then buffers
are created to carry the flow of data between processes. PPN
expose task parallelism, which may be tuned using process
splitting [14] or partitioning [2]. The semantics of a PPN
is locally sequential, globally dataflow: locally, a process S
executes its iteration by following a schedule θS . When an
iteration is ready to be executed, it tries to read the input data
from the buffers. If all the inputs are available, the output
value is computed and then written to the output buffers (a
data may be written to several buffers). When all the writes
are done, the next iteration is executed. To enforce the de-
terminism of a PPN, there is exactly one buffer per couple
(producer,read). On our example, we obtain the PPN depicted
on Figure 1.(c). There are two kinds of processes: the com-
pute processes translating the kernel itself (S and T ) and
the Load/Store processes responsible to interface the PPN
with the outside world. Remark that the buffers follow ex-
actly the flow dependences and that one buffer is created
per couple (producer/read). Depending on the communica-
tion pattern [18], buffers might be implemented with a FIFO
(when the data are read in the same order than they are writ-
ten – in-order), a FIFO with a register (when data are read
in-order, but multiple times) or a synchronized scratch-pad
otherwise. Finally, each process S is assigned a polyhedral
schedule θS . The derivation of a PPN from a polyhedral
program leverages direct flow data-dependences [7] – flow
data-dependences connecting the production of a value to
its consumption (see the arrows on Figure 1.(b)). Note that
a flow data-dependence might not be direct: for instance
⟨S, 0, 0⟩ → ⟨S, 0, 2⟩ (not depicted). Formally, direct flow data-
dependences are the smallest subset of flow data-dependences
whose transitive closure is the set of flow data-dependences.
The goal of this paper is to schedule the processes
(find the θS ) so their pipelined datapath stalls as little
as possible. On our example, processes S and T uses the
multiply-accumulate arithmetic operator depicted on Figure
2 with a pipeline depth δS = δT = m > 1. Executing S in
the original sequential order θS (i, j) = (i, j) would result in
a pipeline stall at each iteration, since each iteration would
wait for the result produced by the previous iteration. Now if
the loops are simply permuted (θS (i, j) = (j, i)), for each j, a
sequence of independent iterationswould be executedwithout
pipeline stall. Andwhen executing the next j , the result would
be available, provided the sequence of independent iterations
takes more cycles than the multiply-accumulate pipeline depth.
However, this would require to store N −m values out of the
pipeline between the execution of two j. Hence, additional
tuning is required. The key idea developed in this paper
is to hide the pipeline latency by scheduling the right
number of independent operations.
The next section provides a theoretical study for pipeline-
aware scheduling and points out a necessary and sufficient
condition for the existence of a stall-free schedule. Then sec-
tion 4 will present our algorithm for pipeline-aware schedul-
ing.
3 Pipeline-aware Scheduling
This section presents a theoretical study of pipeline-aware
scheduling of PPN, which inspires the algorithm presented
in the next section. In particular, we define a notion of op-
timality – a schedule is optimal iff it is pipeline freeze-free,
and we show a necessary condition to reach this goal, which
is proven to be sufficient under more restricted hypothesis.
Dataflow schedule, notion of optimality The execution
of a PPN is locally sequential – with a schedule θP for each
process P , and globally dataflow. To reason properly about
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PPN, we need to define a global dataflow schedule assigning a
global timestamp tP (®i) ∈ R to each iteration ®i of each process
P . In our model, each process P is assumed to be equipped
with a pipelined datapath of latency δP : the execution of the
iterations can be pipelined at each cycle and the result will
be available δP cycles later:
Definition 3.1 (dataflow schedule). The dataflow schedule
sets an execution date tT (®j) for each iteration ®j of process T :
• If ®j is the very first iteration ofT and if it does not wait for
any input (no predecessor w.r.t. the dependence relation
−→, then tT (®i) is set to 0.
• Otherwise, consider the predecessors of ⟨T , ®j⟩ for the
dependence relation −→, ⟨S1, ®i1⟩, . . . , ⟨Sp , ®ip⟩, and for
the control relation
ctl
−−→, ⟨T , ®i⟩. We define:
tT (®j) = max{tS1 (®i1) + δS1 , . . . , tSp (®ip ) + δSp , tT (®i) + 1}
In other words, ⟨T , ®j⟩ is executed as soon as possible
once it has control and once incoming dependences are
satisfied.
The maximum term in max{tS1 (®i1) + δS1 , . . . , tSp (®ip ) +
δSp , tT (®i)+1} defines the winning dependence: if it is tT (®i)+1,
the control dependence ⟨T , ®i⟩
ctl
−−→ ⟨T , ®j⟩ wins over the data-
dependence. This means that iteration ®j of processT might be
executed directly without waiting for input data. A contrario,
when a data-dependence wins, the iteration has to wait until
the data is available. This observation leads to the following
notion of optimality:
Definition 3.2 (Optimality criterion). A dataflow schedule




−−→ ⟨S, ®j⟩ ⇒ tS (®j) = tS (®i) + 1
A necessary condition for optimality As pointed out, a
good schedule needs to hide the pipeline latency by executing
independent iterations between the source and the target of
a data dependence. Since we deal with process networks, we
need to consider dependence chains across processes:
Definition 3.3 (Latency). The latency of a dependence chain
c : ω1 −→ . . . −→ ωn−1 −→ ωn where n ≥ 2 is:
λ(c) = t(ωn−1) − t(ω1) + δωn−1
In particular, when the chain is restricted to a single de-
pendence (n = 2), we consider the latency of the source
iteration: λ(c) = δω1 . While the dependence chain is com-
pleted, a certain number of independent iterations must be
executed. Hence the notion of distance:
Definition 3.4 (Distance). The distance between two iter-
ations ®i and ®j of process S is the number of iterations of S
executed between ®i and ®j:
∆S (®i, ®j) = card{tS (®k) | tS (®i) ≤ tS (®k) < tS (®j)}
We focus on the case where ⟨S, ®i⟩
d
−→ ⟨S, ®j⟩. In that case,
∆S (®i, ®j) is called the dependence distance. We can now define
our optimality condition:
Definition 3.5 (Condition (C)). The condition (C) is defined
as follows: For each dependence chain c : ⟨S, ®i⟩ −→ . . . −→ ⟨S, ®j⟩:
∆S (®i, ®j) ≥ λ(c)
This expresses whatever the dependence chain c from
iteration ®i to ®j of process S : meanwhile it is complete, the
process S never waits, since it has more iterations to execute
(∆S (®i, ®j)) than the latency of c (λ(c)). We now prove the main
result.
Theorem 3.1. (C) is a necessary condition for the optimality
of t :
t is optimal =⇒ (C)
Proof. Consider a data dependence chain c : ⟨S, ®i⟩ −→ ω1 . . .ωn−1 −→









−−→ ⟨S, ®j⟩. By def-
inition, ∆S (®i, ®j) = ℓ. By hypothesis, t is optimal. Hence,
tS (®iℓ−1)+1 = tS (®iℓ−2)+2 = . . . = tS (®i)+ℓ. Hence: tS (®iℓ−1)+1 =
tS (®i) + ∆S (®i, ®j).
Also, since t is optimal, the control dependence ⟨S, ®iℓ−1⟩
ctl
−−→
⟨S, ®j⟩ wins over the data dependence ωn−1 −→ ⟨S, ®j⟩, we have
tS (®iℓ−1) + 1 ≥ t(ωn−1) + δωn−1 . Hence: tS (®i) + ∆S (®i, ®j) ≥
t(ωn−1) + δωn−1 = t(ωn−1) − tS (®i) + tS (®i) + δωn−1 . Subtract-
ing tS (®i) from each member, we obtain: ∆S (®i, ®j) ≥ t(ωn−1) −
tS (®i) + δωn−1 = λ(c). Hence, (C) holds. □
□
The converse is not true in general, it is possible to ex-
hibit a counter example which verifies (C) while waiting for
input data. We suspect that most of these examples can be
transformed (by compacting and shifting the schedule) to be
optimal.
Sufficiency of (C) We now show that (C) is sufficient un-
der restricted conditions. The following lemma states that,
when all the incoming data-dependences are local to the
process (source iteration and target iteration belongs to the
process), the control dependence always wins under (C):
Lemma 3.2. Consider an operation ⟨S, ®j⟩ with a control de-
pendence from ⟨S, ®i ′⟩: ⟨S, ®i ′⟩
ctl
−−→ ⟨S, ®j⟩ and a data dependence
from ⟨S, ®i⟩: ⟨S, ®i⟩
d
−→ ⟨S, ®j⟩. If (C), then the control dependence
wins:
tS (®i
′) + 1 ≥ tS (®i) + δS
Proof. Starting from (C) : ∆S (®i, ®j) ≥ λ(d) = δS (*), we obtain
card{tS (®k) | tS (®i) ≤ tS (®k) < tS (®j)} ≥ δS (definition ∆S ). Let
⟨S, ®i⟩
ctl
−−→ ⟨S, ®i1⟩ . . .
ctl
−−→ ⟨S, ®iℓ−1⟩ = ⟨S, ®i
′⟩
ctl
−−→ ⟨S, ®j⟩ be the
iterations of S with dates tS (®k) sorted in the control order.
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By definition of tS , tS (®i
′) + 1 ≥ tS (®i) + ℓ = tS (®i) + ∆S (®i, ®j). In
turn, tS (®i)+ ∆S (®i, ®j) ≥ tS (®i)+ δS (using (*)). Hence the result:
tS (®i
′) + 1 ≥ tS (®i) + δS . □ □
This implies that a pool of synchronization-free processes
may be scheduled optimally provided (C):
Corollary 3.3. If no data-dependence hold fromT to S , S , T :
t is optimal ⇐⇒ (C)
Proof. The necessary part ⇒ is a direct sub-case of theorem
3.1. To show the sufficient part ⇐, consider an operation
⟨S, ®j⟩ to be scheduled, all the incoming data dependences:
⟨Tm , ®im⟩ −→ ⟨S, ®j⟩ for 1 ≤ m ≤ k and the incoming control de-
pendence: ⟨S, ®i⟩
ctl
−−→ ⟨S, ®j⟩. By hypothesis, data dependences
are local to processes:Tm = S for any 1 ≤ m ≤ k . By Lemma
3.2, the control dependence wins: tS (®i)+1 ≥ tTm (®im)+δTm for
any 1 ≤ m ≤ k . Hence, ⟨S, ®i⟩
ctl
−−→ ⟨S, ®j⟩ ⇒ tS (®j) = tS (®i) + 1.
This proves the optimality of t □. □
4 Our Algorithm
We build on the algorithm presented in [1] to define our
pipeline-aware scheduling algorithm. The algorithm pre-
sented in [1] derives a pipeline-aware schedule for a perfect
loop nest with uniform dependences. Conceptually, this may
be view as a PPN with a single process and a restricted com-
munication pattern. The challenge is to extend this algorithm
to a PPN with communicating processes.
Starting from a perfect loop nest, [1] relies on a loop tiling
with a concurrent starting hyperplane to schedule a number
of independent iteration between the source and the target
of a dependence. On Figure 1.(b), restricted to the domain
of S , this algorithm would find the tiling depicted with blue
lines (plain and dotted) and would size the tile (size T1) to
tune the dependence distance so ∆S (i, j−1, i, j) ≥ δS (to ease
the presentation, we choose δS = 2). Here, the concurrent
starting hyperplane is given by the blue, dotted line (τ2 =
(0, 1)): Along that plane, all the iterations may be executed in
parallel. In particular, they are independent and may feed the
pipeline between the source and the target of a dependence.
This way, our algorithm would find the polyhedral schedule
θ (I1, I2, i, j) = (I1, I2, j, i). The schedule derived by [1] always
verifies (C), hence this algorithm always find an optimal
schedule, according to Corollary 3.3.
We extend this algorithm to schedule the processes of a
PPN. The main challenge is to enforce condition (C): how
to make sure that the dependence distance will be bigger
that the dependence chain latency, whatever the dependence
chain? How to deal with general dependence, not necessar-
ily uniform as considered in [1]? We propose the extension
depicted in Algorithm 1. First, we build a global tiling (1) min-
imizing the dependence distance, by applying the algorithm
described in [5]. The result is a global tiling and schedule,






Figure 2. Pipelined multiply-accumulate operator
to its source. This way, a process will tend to read a data as
soon as possible after its production. This has the effect of
reducing the global latency: on 1.(b), the bands separated by
a thick blue line would be executed in a pipelined fashion:
first S , left band, then in parallel: S right band and T bottom
band, finally: T top band. The remainder of our algorithm is
as follows: for each process, we select a concurrent plane, or
we build it if it does not exists (step 7). Finally, we prescribe
an execution along the concurring hyperplane (step 8), simi-
larly as [1]. Although Theorem 3.1 tells us that condition (C)
is necessary, we point out that (C) is not sufficient in general.
Hence, there is a priori no guarantee that our algorithm will
reach an optimal schedule, when it exists. In practice, our
algorithm improves significantly the pipeline efficiency of
PPN, as show in the next section.
Algorithm 1: Pipeline-aware scheduling algorithm,
Polyhedral process network
Input :A polyhedral process network
Output :A pipeline-aware schedule affine-per-process θ
1 Find a global tiling ϕS := (ϕS
1
, . . . ,ϕSn ) minimizing the
dependences distances, for each process S
2 foreach process S do
3 if ϕS has a concurrent start hyperplane ϕSk then




6 Substitute ϕSn with ϕ
S
1
+ . . . + ϕSn
7 end
8 Set the process schedule
θS (®I , ®i) := (®I ,ϕ
S
1











(i, j) = i ϕS
2
(i, j) = j
ϕT
1
(i, j) = j ϕT
2





) has a concurring start on S
(resp. T ), its represented with dotted line on DS . Hence, our
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algorithms produces the schedules θS (I1, I2, i, j) = (I1, I2, j, i)
and θT (I1, I2, i, j) = (I1, I2, j, i), which happens to be the same
here. The tile sizeT1 is set to the pipeline depthm to enforce
(C). The order prescribed by θS and θT is depicted with
dashed black arrows. This schedule is optimal: once S and
T are started, they will not have to wait for an input data.
Note that the very first iteration of T have to wait for S to
be started. This fits with our definition of optimality which
concerns all the iterations of a process but the first one.
5 Experimental Evaluation
This section presents the experimental results obtained on
the benchmarks of the polyhedral community. We show that,
in practice, our algorithm reduce significantly the overall
PPN latency while improving the pipeline efficiency.
Experimental Setup We have run our algorithm on the
kernels of PolyBench/C v3.2 [15], a benchmark suite with
compute-intensive linear algebra kernels from the polyhe-
dral model community. For each kernel, we generate a poly-
hedral process network using our dcc compiler. dcc applies a
dataflow analysis, an array expansion, and then restructures
the communications to comply with the PPN channel policy
(one channel per couple producer/read) as described in [17].
Then, the channels are typed depending on the communi-
cation pattern (FIFO, etc) and sized as explained in Section
2.
We designed a lightweight simulator which, given an exe-
cution trace for each process, computes the dataflow sched-
ule t (as defined in Section 3) and deduces the global latency
of the PPN. The execution trace is provided for a fixed value
of input size (referred to as structure parameter ®N in Sec-
tion 2), generally the input matrices/vectors size. For each
kernel, we analyze the trace obtained with the original exe-
cution order (base) and the trace obtained after applying our
pipeline-aware scheduling (ours). Finally, we compute the
pipeline efficiency for each process P with:







Where bubbles is the total number of waiting cycles: given
the sequence of dates tP
min
= t1, . . . , tℓ = t
P
max
obtained for P ,
bubbles is simply the sum of “gaps”
∑
i>0 ti − ti−1 + 1. The
global efficiency is then defined by the average of the effP
for each process P , ponderated by its number of iterations.
The results are depicted in Table 1 and Figures 3.(a) and
(b). Figure (a) gives the latency obtained after scheduling
the PPN with our algorithm. The latency is normalized, i.e.
expressed an percent of base latency – the smaller, the better.
Finally, Figure (b) present the pipeline efficiency obtained
on the base PPN (blue bar) and the PPN optimized with our
algorithm (yellow bar) – the bigger, the better.
Results Globally, our algorithm succeeds to reduce sig-
nificantly the overall latency and to improve the pipeline
efficiently. In average, the latency is reduced by 32% and
the pipeline efficiency is improved by 30%. Not surprisingly,
the optimal is almost never reached except for the gemm ker-
nel. gemm is a classical BLAS [13] function, that computes
C := αAB + βC where capital letter denotes matrices and
Greek letters denotes constants. Its PPN consists of two pro-
cess: one process computing βC , which forwards its result
to a process computing αAB and the final summation. We
are in the same case as our motivating example, with for-
ward dependences (no cycles between processes), and several
parallel accumulation (one per element of C) where an or-
thogonal tiling composed with a loop permutation allow
to reach an optimal schedule. On syrk, the performances
are downgraded. This due to the structure of the iteration
domain, which is triangular. The base version was already
optimized, and performs well until the upper vertex of the
triangle is reached, causing pipeline stalls since then the de-
pendence distance become smaller than the pipeline depth.
On the tiled version, there is no one, but several such small
triangles on the borders of the iteration domain (due to the
tiling), each triangle reproducing the same pipeline stalls.
Kernel
Latency (cycles) Pipeline efficiency (%)
Base Ours Gain Base Ours Gain
2mm 2066 712 66% 35 92 62%
3mm 3487 787 77% 32 92 65%
atax 246 229 7% 38 71 47%
cholesky 239 201 16% 19 23 17%
correlation 1124 904 20% 30 37 19%
covariance 1319 1023 22% 27 34 20%
doitgen 14855 13319 10% 32 35 7%
floyd-warshall 679 655 43% 75 78 4%
gemm 1859 515 72% 36 100 64%
gemver 474 238 50% 46 55 18%
gesummv 239 71 70% 35 96 64%
lu 255 246 4% 28 28 1%
mvt 231 207 10% 29 32 10%
symm 743 239 68% 40 91 55%
syrk 333 363 -9% 89 82 -8%
trisolv 105 99 61% 40 42 3%
trmm 739 308 58% 26 63 59%
Table 1. Detailed results
6 Conclusion
In this paper, we have proposed an algorithm for pipeline-
aware scheduling of a polyhedral process network. This is,
as far as we know, the first algorithm ever to solve this prob-
lem on polyhedral process networks. With our algorithm
the pipeline stalls are reduced and the process tends to be
executed without waiting for input data. We also developed a
theoretical study of pipeline-aware scheduling and we prove
a necessary condition (C) on the schedule so the optimal
execution is reached. We also prove this condition to be suf-
ficient on a restricted case, corresponding to the algorithm
Pipeline-aware Scheduling of Polyhedral Process Networks




































(a) Optimized latency (%base) (b) Pipeline efficiency (%): ours=yellow, base=blue
Figure 3. Latency and pipeline efficiency improvement
presented in [1], that we show to be optimal. Experimental
results show that, in practice, our algorithm reduces the over-
all latency of a PPN and improve significantly the pipeline
efficiency of processes.
In the future, we plan to extend our theoretical study with
a less restricted hypothesis on the PPN structure so (C) be-
comes sufficient. In some cases, a non-optimal schedule veri-
fying (C) may be transformed to an optimal schedule with
date shifting and compaction. We plan to identify formally
such cases and to mechanize this transformation.
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Abstract: The polyhedral model is a well known framework to develop accurate and optimal
automatic parallelizers for high-performance computing kernels. It is progressively migrating to
high-level synthesis through polyhedral process networks (PPN), a dataflow model of computation
which serves as intermediate representation for high-level synthesis. Many locks must be overcome
before having a fully working polyhedral HLS tool, both from a front-end (C → PPN) and back-end
(PPN → FPGA) perspective. In this report, we propose a front-end scheduling algorithm which
reorganizes the computation of processes to maximize the pipeline efficiency of the processes’
arithmetic operators. We show that our approach improve significantly the overall latency as well
as the pipeline efficiency.




Pipeline-aware Scheduling of Polyhedral Process Networks
Résumé : Le modèle polyédrique est un framework mature pour développer des paralléliseurs
automatiques précis et efficaces pour le calcul haute-performance. Il migre progressivement vers
la synthèse de circuits haut-niveau (High-Level Synthesis, HLS) à travers le formalisme des
Polyhedral Process Networks (PPN), un modèle de calcul dataflow qui sert de représentation
intermédiaire pour la synthèse de circuits haut-niveau. Beaucoup de verrous doivent encore
être résolus avant d’avoir un outil de HLS polyédrique opérationel, autant sur les aspects front-
end (C → PPN) que back-end (PPN → FPGA). Dans ce rapport, nous proposons un algorithme
d’ordonnancement front-end qui réorganise le calcul des processus de façon à améliorer l’efficacité
du pipeline du chemin de données pour chacun des processus. Les résultats expérimentaux
montrent une amélioration significative de la latence globale du circuit et de l’efficacité moyenne
des pipelines.
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